Multi-Objective 3D Floorplanning with Integrated Voltage Assignment

JOHANN KNECHTEL, Masdar Institute, Khalifa University of Science and Technology
JENS LIENIG, TU Dresden
IBRAHIM (ABE) M. ELFADEL, Masdar Institute, Khalifa University of Science and Technology

Voltage assignment is a well-known technique for circuit design, and it has been applied successfully to reduce power consumption in classical 2D integrated circuits (ICs). Its usage in the context of 3D ICs has not been fully explored yet although reducing power in 3D designs is of crucial importance, e.g., to tackle the ever-present challenge of thermal management. In this paper, we investigate the effective and efficient partitioning of 3D designs into multiple voltage domains during the floorplanning step of physical design. In particular, we introduce, implement, and evaluate novel algorithms for effective integration of voltage assignment into the inner floorplanning loops. Our algorithms are compatible not only with the traditional objectives of 2D floorplanning but also with the additional objectives and constraints of 3D designs, including the planning of through-silicon vias (TSVs) and the thermal management of stacked dies. We test our 3D floorplanner extensively on the GSRC benchmarks as well as on an augmented version of the IBM-HB+ benchmarks. The 3D floorplans are shown to achieve effective trade-offs for power and delays throughout different configurations—our results surpass naive low-power and high-performance voltage assignment by 17% and 10% on average. Finally, we release our 3D floorplanning framework as open-source code.

CCS Concepts: • Hardware → 3D integrated circuits; Chip-level power issues; Partitioning and floor-planning; Thermal issues; Timing analysis;

Additional Key Words and Phrases: voltage assignment, power-performance optimization

ACM Reference Format:
https://doi.org/10.1145/3149817

1 INTRODUCTION

Power delivery and thermal management are far more critical and challenging for three-dimensional integrated circuits (3D ICs) than for 2D ICs [10, 18]. Thus, technological as well as physical-design measures to reduce power and accordingly induced heat are much sought-after for the design of 3D ICs [10, 14]. Reducing power while maintaining performance has been successfully achieved for 2D ICs, e.g., by means of voltage assignment (VA) during floorplanning [7, 21, 22, 31] or during placement [27, 28]. The key principle of VA is to assign modules to voltage domains such that power is optimized yet performance is not deteriorated. The determination of voltage domains and
the optimal assignment of modules to these domains are computationally challenging since, in principle, a combinatorial assignment problem has to be solved.

Although 3D integration has been identified early on as a practical and promising approach for high-performance and power-efficient systems [5], the potential of VA has not been sufficiently explored in that context. Lim [19] argued rightly that fast but accurate evaluation and optimization of the thermal, power and performance criteria, among others, are yet to be handled adequately during 3D floorplanning. Floorplanning itself is acknowledged as a crucial stage for the successful physical design of 3D ICs [14, 18]. To the best of our knowledge, Lin et al. [6, 20] were the first to propose a 3D floorplanner which simultaneously accounts for power consumption, timing and thermal management. However, their work has notable restrictions, including the following: omission of the challenging but essential fixed-outline constraint [1]; over-emphasis of planning for power/ground through-silicon vias (TSVs) and the omission of signal TSVs; limitation to the MCNC benchmarks, which are too small for 3D integration [15]; and, most hindering, the use of computationally-expensive integer linear programming for voltage assignment as well as RC-network-based analysis for thermal management. Lee et al. [16] approached voltage assignment for 3D ICs as post-floorplanning problem, while considering both power optimization and thermal management but neglecting any timing constraints. Their approach is computationally prohibitive as well; it requires several seconds for a single iteration on small-scale benchmarks. Recently, Wang et al. [34] proposed a voltage-aware design flow, but with dedicated focus on application-specific network-on-chip (NoC) architectures and 3D multi-core chips.

In this work, we aim for effective and efficient VA along with its seamless integration into multi-objective floorplanning for 3D ICs. We make the following contributions:

1. We propose an integrated VA stage, tailored for the innermost optimization loops of any modular 3D floorplanning tool (Secs. 2–4). That is, for the first time, we enable the early, effective, and comprehensive design-space evaluation of up-and-coming 3D ICs in terms of power and performance, among other criteria. We also implement our approach into a competitive, open-source 3D floorplanner.

2. We present novel, computationally-efficient concepts and techniques for integrated VA. Specifically, we propose novel bottom-up merging and top-down selection phases of voltage domains (Secs. 4.4 and 4.5). The related algorithms are based on pruning and branch-and-bound techniques. Further concepts include the grouping of modules based on contiguity analysis (Sec. 4.1) and timing-driven determination of applicable voltages (Secs. 4.2 and 4.3). Our techniques and implementation are made available as open-source software [13].

3. We conduct extensive experimental studies on the GSRC [8] and IBM-HB+ benchmark suites [25] (Sec. 6). For the latter, we are the first to define and consider power values. Thus, we enable for the first time power-aware floorplanning for those large-scale benchmarks; we are making these augmented benchmarks publicly available [13]. We reference our novel voltage-aware floorplanning methodology to the competitive baseline of timing-optimized floorplanning, and we compare it to prior art. Furthermore, we elaborate on general findings for multi-objective 3D floorplanning for small- and large-scale benchmarks, and we provide corresponding design guidelines.

2 PROBLEM FORMULATION AND OUR FLOORPLANNING METHODOLOGY

The problem of voltage assignment (VA) during 3D floorplanning can be stated as follows: for any given 3D floorplan, find its cost-optimal partitioning into voltage volumes along with the resulting voltage, power and timing assignments for all modules. By definition [Sec. 3-(4)], a voltage volume represents the generalized 3D case of a voltage domain/island. Consequently, voltage volumes can

span across several dies in any given 3D floorplan (Fig. 1). We believe that the chip-level design of voltage domains can be simplified this way; same-voltage domains can be directly connected across dies by power/ground TSVs, without the need for complex power routing within dies.

It is evident that the outlined problem of VA during 3D floorplanning is a constrained optimization problem. The associated objective functions and constraints are meant to capture the impact on the layout, power and performance of any selection of voltage volumes. Specifically, the objective functions shall model the following: (i) aggregate power saving (or power overhead) in comparison with a baseline case where all modules have a standard voltage assigned; (ii) average number of corners in the voltage-domain boundaries (i.e., power rings), which correlates with power-routing complexity and IR drop [17]; (iii) number of required voltage volumes, which also correlates with power-routing complexity [31]; and (iv) the compliance with timing constraints.

To be able to solve the problem in an integrated and holistic manner, we extend Corblivar [15], an efficient and competitive 3D floorplanner. Corblivar applies simulated annealing (SA) to tackle the multi-objective optimization problems inherent to 3D floorplanning, with the use of an adaptive and robust SA framework. Corblivar accounts simultaneously for fixed outlines, massive interconnects as well as thermal- and wirelength-aware clustering of signal TSVs, among other objectives. Corblivar is based on an extension of the well-known corner block list (CBL) [9], an efficient layout representation allowing for linear-time layout modification and layout generation. Further, for means of fast thermal analysis, the concept of power blurring [26] has been applied and enhanced. Corblivar is implemented in C++ and publicly available [13]. Its framework enables modular extensions like the one presented in this paper.

The flow of our methodology is illustrated in Fig. 2, where the problem of VA is tackled by the novel steps highlighted on the rightmost part. Given a floorplanning layout, we first determine the contiguity (i.e., spatial relationships) of modules (Sec. 4.1). Next, the layout’s system-level timing is evaluated (Sec. 4.2), and the resulting applicable voltages for all modules are derived (Sec. 4.3). The third step is a bottom-up process (Sec. 4.4) that merges modules into all candidate arrangements of voltage volumes. Note that these volumes are flexible in that they are not restricted to single dies or box-like boundaries; this flexibility is in line with the use of non-rectangular voltage islands which have been advocated in [7, 16, 17]. An important feature of this bottom-up merging process are heuristic yet efficient pruning techniques that are essential for integrating our
Fig. 2. Flow of our extended floorplanning methodology. The novel steps for the integrated voltage assignment are highlighted on the right. Besides the netlist with all its modules as input, we also require the technology setup which captures the fixed die outlines, the TSV dimensions, baseline power values for modules, supply voltages, etc. See also Sec. 6 and our floorplanning suite [13] for details.

...into Corblivar’s inner loop without prohibitively increasing the computational efforts.1 Finally, a top-down process (Sec. 4.5) selects the best subset of voltage volumes while still satisfying constraints such as fixed outlines and critical delays.

In order to evaluate any (intermediate or final) floorplanning solution with respect to VA, we integrate a voltage-assignment cost $C_{VA}$ into Corblivar’s modular framework:

$$C_{VA} = \alpha \frac{1}{\sum_{CM_{\text{best}}} PS'(cm)} + \beta \frac{\text{avg}_{CM_{\text{best}}} (CR(cm))}{\text{avg}_{CM_{\text{init}}} (CR(cm))} + \gamma \frac{\sum_{CM_{\text{best}}} LS(cm)}{\sum_{CM_{\text{init}}} LS(cm)} + \delta \frac{|CM_{\text{best}}|}{|CM_{\text{init}}|}$$  \hspace{1cm} (1)

The set of optimized voltage volumes, $CM_{\text{best}}$, has resulted from the top-down selection process as will be explained in detail in Sec. 4.5. In that latter section, the notion for power saving $PS'(cm)$ and corners $CR(cm)$ in the power rings (boundaries of voltage volumes) are explained as well. Further, $LS$ refers to the level shifters required; whenever a net crosses different voltage volumes a level shifter is required for proper signal transmission. In the algorithmic descriptions in the remainder of this paper, voltage volumes are also labeled compound modules $cm$ as defined in Sec. 3. The parameters $\alpha, \beta, \gamma, \delta$ are weights for the different costs related to voltage assignment. The normalizing terms of the “set of initial volumes $CM_{\text{init}}$” refer to the first layout fitting into the fixed outline [15]; this layout then serves as a reference for subsequent design evaluation and optimization efforts.

Timing evaluation is integrated into Corblivar using the cost function

$$C_{tc} = \frac{t_{\text{max}}}{t_c}$$  \hspace{1cm} (2)

1The complexity analysis of this and all other steps is given in Sec. 5.
which rates the timing compliance as measured by the ratio of the observed maximal delay $t_{\text{max}}$ and the given critical delay $t_c$. The detailed aspects for timing evaluation and its interaction with voltage assignment are explained in Secs. 4.2 and 4.3.

The overall cost function for Corblivar, after integration of VA, is given as

$$C = \alpha' \frac{W L}{W L_{\text{init}}} + \beta' \frac{T}{T_{\text{init}}} + \gamma' \frac{R}{R_{\text{init}}} + \delta' \frac{PD}{PD_{\text{init}}} + \epsilon' \frac{TSV}{TSV_{\text{init}}} + \zeta' \frac{MI}{MI_{\text{init}}} + \eta' C_{VA} + \theta' C_{t_c} \quad (3)$$

where $W L$ encodes the estimated wirelength (with consideration of TSV locations and lengths of TSVs), $T$ encodes the estimated peak temperature, $R$ encodes a routability estimation, $PD$ encodes a packing density (which accounts for area, whitespace and aspect-ratio mismatch), $TSV$ accounts for the number of employed TSVs, and $MI$ encodes the compliance for planning of massive interconnects such as global datapaths. The parameters $\alpha', \beta', \gamma', \delta', \epsilon', \zeta'$ are weights for the costs related to multi-objective 3D floorplanning as mentioned above. Details on how these costs are calculated and evaluated are given in [15]. The parameters $\eta', \theta'$ are the weights for our novel voltage-assignment and timing stages, respectively.

For accurate design evaluation, the above cost function is continuously updated. That is, for each floorplanning iteration, all terms are recalculated at once. To be able to do so in reasonable runtime, the novel VA approach presented in this paper (as well as the existing cost models described in [15]) are tailored for low computational cost as will be seen in the experiments presented in Sec. 6.

3 TERMINOLOGY AND CONCEPTS

In this section, we introduce the key terms and concepts that will be used and elaborated in the various algorithms. For visual clarification, the reader is referred to Fig. 3 on page 10.

1. **Compound module**: A set of transitively adjacent modules, defined for the purpose of concerted voltage assignment. The adjacency can occur within a single die or across multiple dies. That is, modules which are abutting within a particular die may form compound modules and, similarly, modules overlapping when “looking from above through adjacent dies” may also form compound modules.

2. **Applicable voltages**: This is a set of voltages for a particular module or compound module, where any voltage can be applied such that all nets driven by the module or compound module are compliant with timing constraints. Note that these sets are neither dictating nor prohibiting the use of particular supply voltages in general. For any (intermediate) floorplan along with global and local timing constraints, however, it is practical to (temporarily) limit the scope of the supply voltages for each module towards such reasonably applicable voltages.

3. **Trivial module**: This is a module having only the highest voltage as applicable voltage. Note that such a module cannot offer any power saving and can thus be neglected for power-reduction purposes. This definition is analogous for a trivial compound module.

4. **Voltage volume**: This is a compound module, along with its bounding contour(s), having a specific voltage assigned. Given that compound modules can spread across multiple dies, a voltage volume represents the 3D generalisation of a 2D voltage domain or island.

5. **Power ring**: The bounding contour of a voltage volume on a given die is called a power ring, which is analogous to the well-established definition of power rings for voltage domains. Separate power rings are required for all dies spanned by a voltage volume. These rings can be connected across dies using power/ground TSVs. This way, the overall power routing can be simplified by fully leveraging the flexibility offered within 3D stacks. Nevertheless, if appropriate, different power rings can also be connected within dies. Note that the related problem of 3D-power-network synthesis is outside the scope of this paper. Prior work such as that of [33] may be leveraged for this purpose.
(6) **Merging tree**: This is a representation of the bottom-up process when stepwise merging modules into compound modules.

## 4 INTEGRATED VOLTAGE ASSIGNMENT

It is important to note that our VA techniques are cost-optimal, i.e., they are based on accurately tailored cost models which are continuously evaluated via dedicated optimization algorithms introduced next. These algorithms are, among other techniques, easily integrated into any multi-objective 3D floorplanning framework (Sec. 2). This modular approach allows for the simultaneous optimization of power, performance, thermal management, and other objectives.

The algorithms that we propose and implement as part of the 3D floorplanner have four steps:

1. **Contiguity Analysis**: In this step, a floorplan analysis is conducted to determine the spatial adjacency relationships between all modules. See Subsection 4.1.
2. **Timing Evaluation**: The system-level timing paths for all nets and the resulting constraints for voltage assignment are determined. See Subsections 4.2 and 4.3.
3. **Merging of Modules**: The goal of this bottom-up phase is to restrict the search space for VA towards practical groupings of modules into effective candidates for voltage volumes. See Subsection 4.4.
4. **Voltage-Volume Selection**: This is a top-down selection pass whose goal is to make the final selection of voltage volumes while reducing power and minimizing the number of corners in the power rings. See Subsection 4.5.

### 4.1 Contiguity Analysis

Compound modules are based on transitivity adjacent modules which we will refer to as *contiguous modules*. Recall that voltage volumes are represented by those contiguous modules arranged within various compound modules.

The key idea of contiguity analysis is to determine any pair-wise adjacency relation for all modules, both within dies (*intra-die contiguity*) as well as across dies (*inter-die contiguity*). Our technique for efficient contiguity analysis is outlined in Algorithm 1. Based on the contiguity of pairs of modules, transitive relations can be easily derived during the stepwise generation of compound modules (Sec. 4.4).

### 4.2 Evaluation of Timing Paths

We propose a *system-level static timing analysis (SL-STA)* in order to evaluate the timing of a given floorplanning netlist. It is important to note that such system-level floorplanning netlists are different from regular gate-level netlists; a floorplanning netlist describes the design modules and their connectivity along with primary inputs (PIs) and primary outputs (POs), but no details of internal circuitry.

Our concept of SL-STA is inspired by and is analogous to classical STA [12], but it can be conducted without a full gate-level specification of internal timing paths. At the same time, SL-STA is not restrictive—once the gate-level implementation is available, one can easily re-evaluate timing based on such more accurate estimates, and accordingly trigger design iterations if need arises.

In this context, note that the *actual arrival time*, *required arrival time*, and *timing slack* [12] of SL-STA are not directly translatable to device-level timing measures or specific clock domains, at least not until a gate-level specification is incorporated. Thus, for our floorplanning work, one should interpret these timing values only in the context of *latency*: after applying a particular input pattern at the PIs, it will take the IC some time until the corresponding output is fully available at all POs. The latency is impacted by all the interconnects, clock domains, as well as all combinatorial
and sequential stages within the circuit. Any system-level timing slack for modules can be traded off as needed; in our work, we leverage this for voltage assignment. That is, whenever a module exhibits sufficient slack within some given latency budget, we may scale down the supply voltage of that module (Sec. 4.3).

In order to conduct SL-STA, we interpret the floorplanning netlist as directed acyclic graph, with an additional global source connecting to all PIs and an additional global sink being “driven” by all POs. Further, all edges in the graph are annotated with the interconnect delays, and all nodes are annotated with their respective module’s delay; both delay components are introduced next.

For any net \( n \) driven by a module \( m_{\text{driver}} \), we leverage two delay metrics: the module delay \( D_m(n) \) [20], which serves as system-level approximation of gate-level delays, and the interconnect delay \( D_{\text{int}}(n) \) [2]:

\[
D_m(n) = \delta'(\text{width}(m_{\text{driver}}) + \text{height}(m_{\text{driver}}))
\]

\[
D_{\text{int}}(n) = \frac{1}{2} R_{\text{wire}} C_{\text{wire}} \text{WL}(n)^2 + \frac{1}{2} R_{\text{TSV}} C_{\text{TSV}} |TSV(n)|^2
\]

Here, the technology parameter \( \delta' = 1\mu s/4000\mu m \) is used to estimate module delays \( D_m(n) \) for the 45nm node. The 90nm technology parameter \( \delta = 1\mu s/2000\mu m \), as calculated by simulations [20], was adapted without loss of generality for this purpose. The interconnect delay \( D_{\text{int}}(n) \) is the well-known Elmore delay [12], and it applies to both regular wires as well as TSVs [2]. As the Elmore-delay model allows to formulate different material properties for wires and TSVs (to represent different timing impact), it is particularly suitable for 3D ICs. All the interconnect resistance and capacitance values in \( D_{\text{int}}(n) \) that are used throughout our experiments (Sec. 6) are based on

**Algorithm 1:** Intra- and Inter-Die Contiguity Analysis

**Input:** Modules \( \{m_1, \ldots, m_n\} \) placed among multiple circuit dies.

**Output:** Sets of contiguous modules/neighbours \( N_c(m_i) \) for all modules.

**Sort borders**

\[
\text{for each die } d_i \text{ do}
\]

\[\text{Sort vertical/horizontal borders } b_j \text{ into die-wise sets } B_{i,v} / B_{i,h}; \text{ sort in a left-right/bottom-top manner; overlapping borders are additionally sorted in bottom-top/left-right manner.}\]

**Compare borders; derive vertical intra-die contiguity**

\[
\text{for each die } d_i \text{ do}
\]

\[
\text{for each border } b_j \in B_{i,v} \text{ do}
\]

\[
\text{if } x\text{-coordinates match and } y\text{-coordinates have overlap then}
\]

\[
\text{Annotate modules of } b_j, b_j' \text{ as vertically contiguous.}
\]

\[
\text{continue for current } b_j \text{ and next } b_j'
\]

\[
\text{end}
\]

\[
\text{continue for next } b_j \text{ and next } b_j'
\]

\[
\text{end}
\]

**Compare borders; derive horizontal intra-die contiguity**

\[
\text{Procede similar as for deriving vertical intra-die contiguity.}
\]

**Compare borders; derive inter-die contiguity**

\[
\text{for each pair of adjacent dies } d_i, d_{i+1} \text{ do}
\]

\[
\text{for each border } b_j \in (B_{i,v} \cup B_{i+1,v}) \text{ do}
\]

\[
\text{Compare the } x\text{- and } y\text{-coordinates of } b_j \text{ to } b_j' = b_{j+1} \text{.}
\]

\[
\text{if } x\text{-coordinates match and } y\text{-coordinates overlap then}
\]

\[
\text{Annotate modules of } b_j, b_j' \text{ as intra-die contiguous.}
\]

\[
\text{continue for current } b_j \text{ and next } b_j'
\]

\[
\text{end}
\]

\[
\text{continue for next } b_j \text{ and next } b_j'
\]

\[
\text{end}
\]
simulations for the 45nm technology node and for via-first TSVs [2]. When more accurate delay models are available, they can be readily used in our flow.

Overall, for our SL-STA, we determine the maximal delay \( t_{\text{max}} \) as actual arrival time over the global sink (representing all POs) analogous to classical STA [12]. Recall that our delay metrics and the related timing measures are not directly translatable to device-level timing; we thus interpret them as system-level latency measures in the remainder of the paper. The timing constraint for VA (and for timing-aware floorplanning in general) is to require for any given critical delay \( t_c \) that

\[
t_{\text{max}} \leq t_c
\]

is fulfilled. Based on \( t_c \) as required arrival time, we also continuously evaluate the timing slacks for all modules during floorplanning as described in [12].

In our experiments (Sec. 6), we determine the values for \( t_c \) as follows. For timing-aware floorplanning, we derive the initial \( t_c \) from \( t_{\text{max}} \) of the first fitting layout. As indicated in Sec. 2, the first fitting layout serves as a baseline for our iterative floorplanning flow. This implies that any subsequent solution with lower/reduced maximal delay is more favorable, but it will only be accepted considering all other objectives at the same time. After successfully floorplanning, where minimizing \( t_{\text{max}} \) is one objective among others, we reported a system-level latency according to the final \( t_{\text{max}} \). For floorplanning with VA, we then set \( t_c \) according to the final \( t_{\text{max}} \) obtained by timing-aware floorplanning. In other words, voltage-aware floorplanning is constrained by the optimized maximal delay/latency achieved for regular, timing-aware floorplanning.

### 4.3 Determination of Applicable Voltages

Now, the applicable voltages of all modules are derived such that \( t_{\text{max}} \leq t_c \) remains globally satisfied, but any module’s corresponding timing slack can be “transformed into a voltage and power decrement”. That is, given different supply voltages and their impact on power and delay scaling (Table 1), only those voltages resulting in module delays that meet the slack budget are considered as applicable voltages.

It is important to note that these applicable voltages define the scope for voltage assignment, but they do not dictate any module’s baseline performance or the system-level performance. The former is decided during system design and leveraged here as abstracted metric (via the baseline module delay defined in Equation 4), whereas the latter is constrained by the system-level critical delay \( t_c \). Moreover, while the decision which modules to supply with what voltage is guided and constrained by these applicable voltages, the actual selection process is driven by our cost model for voltage assignment (Sec. 4.5) as well as by all other criteria under consideration (Sec. 2).

Different voltages induce different delays in modules which, in turn, induce different slacks and latencies. Hence, we have to conduct the above outlined SL-STA separately and independently for each voltage. Thereby we conservatively assume that all modules have the same respective voltage assigned. This implies that any such “voltage decrement” applied for any module (during voltage assignment, see Secs. 4.4 and 4.5) is guaranteed to maintain the system-level timing behaviour, even in the worst-case when all other modules experience the same “voltage decrement” at once.

### Table 1. Voltage-domain parameters as proposed in [20] (if available, individual parameters for specific modules can readily replace the global parameters)

<table>
<thead>
<tr>
<th>Voltage [V]</th>
<th>Scaling Factor for Module Power</th>
<th>Scaling Factor for Module Delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.2</td>
<td>1.496</td>
<td>0.83</td>
</tr>
<tr>
<td>1.0</td>
<td>1.0</td>
<td>1.0</td>
</tr>
<tr>
<td>0.8</td>
<td>0.817</td>
<td>1.56</td>
</tr>
</tbody>
</table>
Given the reliance on SL-STA, it is important to stress the preliminary nature of this timing-based voltage mapping. Indeed, the actual gate-level timing paths that are only to be determined post-floorplanning may have been incorrectly estimated in the floorplanning stage. Such errors can be due to an overestimation of slack and/or underestimation of the impact of voltage scaling. For example, overestimation of slacks can occur when the loading capacitances at net sinks (including level shifters for nets crossing voltage volumes) are underestimated. Note that these capacitances are typically not available during floorplanning, which is conducted before technology mapping. As a result and as already indicated, our timing estimates may have to be refined during design iterations, or the slack budgets (traded off for voltage decrements) may have to be constrained. In addition, recall that we derive all the applicable voltages for the modules conservatively; this likely introduces some margin for timing estimates.

Finally, we should remark that some (intermediate) floorplanning solutions may violate the timing constraint even in case when only the highest voltage is applied, which generally results in the smallest delays. In such cases of negative timing slacks, the process of voltage assignment is skipped and the floorplan is marked as timing-invalid.

4.4 Bottom-Up Merging Phase

This phase is dedicated to the detailed yet time-efficient exploration of the VA search space. This is achieved by a controlled and low-complexity generation of compound modules that represent the voltage volumes. The main challenge of this step is that the search space is exponential as we will see in Sec. 5.\footnote{In general, VA even exhibits a combinatorial complexity, since it is an assignment problem. In our approach, however, we circumvent the need for exploring the combinatorial solution space by arranging modules stepwise and systematically into only practically relevant compound modules, as it is explained next.} To manage this complexity, two key techniques are employed:

1. \textit{branch-and-bound} for incremental and recursive merging of modules into compound modules;
2. \textit{pruning} of trivial and unpromising partial solutions.

These key techniques are outlined in Algorithm 2 and Fig. 3. Considering each module \( m_i \) independently as “base compound module” \( cm_i \), contiguous modules \( m_j \in N_i(cm) \) are recursively merged to obtain extended compound modules \( cm' = \{cm, m_j\} \). In other words, each module \( m_i \) represents the root of an independent merging tree [see outer “for-loop” in Algorithm 2 and Fig. 3(b)].

Merging of modules into larger compound modules seeks to determine all possible arrangements of voltage volumes along with their applicable voltages. The intersecting set of commonly applicable voltages for all modules within a particular compound module is the “common denominator” for assigning the same voltages to all the modules. Thus, for each new \textit{potential compound module} \( cm' = \{cm, m_j\} \) under consideration, the commonly applicable voltages \( V(cm') = V(cm) \cap V(m_j) \) are to be determined first. Depending on \( V(cm') \), only one of the three following cases is processed [see inner “for-loop” in Algorithm 2 and Fig. 3(b)]:

\textbf{Case (1): Pruning Trivial Partial Solutions}—see final “else-case” in Algorithm 2 and Fig. 3(b[i]). This is a key measure to restrict and explore the solution space efficiently but without loss of quality. By definition [Sec. 3-(3)], a trivial compound module cannot offer power saving. Pruning the related merging tree restricts the solution space notably. Indeed, not only can this trivial compound module be ignored, but also any modules recursively generated can be safely ignored because they are inherently limited to the highest voltage as well. That being said, merging trivial modules with each other is still considered (see first “if-case” in Algorithm 2), in order to capture all possible groupings of trivial modules along with their different shapes and sizes.

\textbf{Case (2): Regular Merging}—see first “else-if-case” in Algorithm 2 and Fig. 3(b[ii]). In case the set \( V(cm') \) includes further voltages besides the highest voltage, then the merger is always
Fig. 3. An exemplary voltage assignment in 3D ICs (a) and related details/parts of our data structure, the merging tree (b). In (a), modules are labeled $m_i$ along with their applicable voltages. Compound modules (representing voltage volumes) are surrounded by power rings, which are illustrated as dark-red dashed contours. Compound modules spreading across dies are labeled with dashed arrows. In (b), each tree node forms a compound module together with all of its preceding nodes. In (b[i]), trivial modules merge only with other trivial modules. In (b[ii]), regular merging is applied to enumerate all possible groupings of non-trivial compound modules. In (b[iii]), compound modules whose applicable voltages are shared with their ancestors are potentially unpromising and may be pruned, also depending on other nearby modules. For example for the compound module \{m_{11}, m_9\}, there is some intrusion induced by $m_{10}$ and its different voltages, hinting to prune this compound module and subsequent mergers.

Considered. For example, see $cm' = \{m_{10}, m_{11}\}$ in Fig. 3(b[ii]): by merging module $m_{11}$ with $m_{10}$, the applicable voltages are restricted from \{0.8V, 1.0V, 1.2V\} to \{1.0V, 1.2V\}. We continue recursively for $cm'$ until all relevant compound modules are captured. For these subsequent, potential merging steps, the same process with consideration of the three different cases applies. In other words, these steps embody the branch-and-bound nature of our algorithm.

**Case (3): Pruning Unpromising Partial Solutions**—see last “else-if-case” in Algorithm 2 and Fig. 3(b[iii]). This case provides another measure to contain and accelerate the exploration of the solution space. The idea is that whenever the applicable voltages remain invariant and no change in the magnitude of power saving is expected, the merging tree is pruned of all the unpromising solutions. For any such case, we first store the related candidate compound module $cm_c = cm'$ in a set $ccm$. Then, we handle all remaining contiguous modules $m_j$ of $cm$ according to the three outlined cases, and any further candidate module under Case (3) is inserted into $ccm$ as well. Finally, we select only the best candidate $cm_{best}$ from $ccm$ to be stored and recursively extended (see last
"if-case" in outer "for-loop" in Algorithm 2). The candidate \( c_{\text{best}} \) provides the lowest amount of intrusion \( \text{int}(cm) \):

\[
\text{int}(cm) = \frac{\sum m_i A_{bb}(m_i \cap cm)}{A_{bb}(cm)}
\]

where \( A_{bb} \) represents the area of a bounding box, and \( m_i \) is a nearby module with a differing set of applicable voltages, intruding the bounding box of \( cm \). An example is \( cm = \{m_1, m_9\} \) along with the intruding module \( m_{10} \) in Fig. 3(b[iii]).

The motivation for selecting only the least-intruded compound module is that whenever a compound module’s bounding box is intruded by nearby modules with different applicable voltages, the likelihood for intersection of different voltage islands increases.\(^3\) As a result, the number of corners in the power rings of the final layout would increase which, in turn, adversely affects the complexity and the quality of the power-supply networks [17, 21]. Intersecting voltage islands are therefore to be avoided.

**Discussion**—Note that power saving cannot be considered in any step of this bottom-up merging stage. This is because achieved power saving can both (i) increase or (ii) decrease for subsequent merging steps, either due to (i) more power-saving modules being merged into a voltage volume or (ii) more restricted voltages for larger voltage volumes. Both circumstances naturally prevent estimating the final power saving. Thus, power saving is accessible only during the top-down selection stage and floorplanning evaluation itself.

For each successful merging step, the preceding compound module remains stored as is and is not replaced. This way, after concluding the bottom-up phase, a large set \( CM \) of unique compound modules is available, where a cost-optimal subset is selected by the top-down process (Sec. 4.5).

Any applied merging step also impacts the bounding boxes and power-ring corners of the corresponding compound module \( cm' = \{cm, m_j\} \). The following two cases are considered separately on any affected die to post-process the bounding boxes and track the number of power-ring corners:

\(^3\)This is not true in case the compound module’s final set of applicable voltages is the same as for the intruding module. On the other hand, at the current merging step, the final voltage assignment is not determined yet, and so we conservatively assume that it is different.
(1) In case no module is intruding \( cm' \), the bounding box of \( cm' \) can be readily extended to cover both \( cm \) and \( m_j \), and the number of power-ring corners is unchanged.

(2) In case some module(s) intrude \( cm' \), the bounding boxes of \( cm \) and \( m_j \) are separately stored and (spatially) extended until they abut the intruding module(s). The number of power-ring corners is increased by multiples of two, to account for the new bends in the power ring.

### 4.5 Top-Down Selection Phase

Once the bottom-up merging phase is concluded, a large set \( CM \) of compound modules is available, where individual modules are covered by many different compound modules with varying characteristics for applicable voltages, shapes and corners for the power rings, power saving, etc.

The objective of the top-down selection phase is to select the subset \( CM_{best} \subseteq CM \) such that each individual module is assigned to one most suitable compound module. This selection shall be conducted such that (i) a specific and fixed voltage is assigned to all individual modules and (ii) the selection of compound modules (voltage volumes) is cost-optimal for the whole layout. While (i) is straightforward, (ii) requires a metric to grade each compound module \( cm \). This is achieved by accounting for its power saving \( PS(cm) \), its maximal count of corners in all power rings \( CR(cm) \), and its count of level shifters \( LS(cm) \) in the following cost function:

\[
\text{cost}(cm) = \alpha \left( \frac{\text{CR}(cm) - \min(\text{CR}(cm'))}{\max(\text{CR}(cm')) - \min(\text{CR}(cm')) + \epsilon} \right) + \beta \left( 1 - \frac{\text{PS}(cm) - \min(\text{PS}(cm'))}{\max(\text{PS}(cm')) - \min(\text{PS}(cm')) + \epsilon} \right) + \gamma \left( \frac{\text{LS}(cm) - \min(\text{LS}(cm'))}{\max(\text{LS}(cm')) - \min(\text{LS}(cm')) + \epsilon} \right)
\]

(8)

Here, all \( cm' \neq cm \) are considered at once for grading \( cm \), i.e., \( cm' \in CM - \{ cm \} \). The coefficients \( \alpha, \beta, \gamma \) are used to set optimization priorities, and \( \epsilon \) is a small number used to maintain valid calculations in case the normalization quantities are zero. Recall that power-ring corners affect the routing complexity for voltage domains and the IR drop [17]; thus, corners should be minimized. Further, level shifters will impose additional overheads and should thus be minimized as well.

The power-saving term \( PS(cm) \) is defined as

\[
PS(cm) = \sum_{m_i \in cm} [P(\max(V_{m_i})) - P(V_{m_i, cm})] - \sum_{m_i \in cm} [P(V_{m_i, cm}) - P(\min(V_{m_i}))]
\]

(9)

where \( P(\max(V_{m_i})) \) and \( P(\min(V_{m_i})) \) denote the maximal and minimal power consumption of module \( m_i \), respectively. Note that these power values are independent of \( cm \) as they only relate to \( m_i \)'s applicable voltages. Besides, \( P(V_{m_i, cm}) \) represents the power consumption of \( m_i \) when it gets assigned to \( cm \). That is, \( PS(cm) \) represents the sum of “achieved power saving” minus the sum of “wasted power saving” for all \( m_i \) assigned to \( cm \) and having \( cm' \)'s best (lowest) voltage applied. In practice, we have found that the larger a compound module is in terms of covered modules, the more restricted its set of applicable voltages will be. This results in a relatively high minimal applicable voltage which, in turn, typically results in moderate power saving for individual modules. Note that the sole consideration of “achieved power saving” would bias the selection process towards such large compound modules, with many modules assigned, providing relatively large total power saving but only moderate individual modules’ saving. In contrast, our proposed power-saving term \( PS(cm) \) targets both total power saving as well as individual power saving.

Based on Equation 8, compound modules are selected along with their optimized VA according to Algorithm 3. Note that the normalization ranges for both terms of power saving and power-ring
corners in Equation 8 are tailored to each VA solution space. As result, the normalization ranges vary from one floorplanning iteration to the next. In order to meaningfully compare different VA solutions obtained for different floorplans, recall that another normalization is applied during floorplanning evaluation (Sec. 2). Further, while evaluating the final power saving of the VA solutions, we consider the sum of the “achieved power savings”; the latter is noted as $\sum PS'(cm)$ in Equation 1.

5 COMPLEXITY ANALYSIS

Timing evaluation (Sec. 4.2) for $n$ nets requires calculating the delays between each net’s driver module and the $m_s \ll m$ related sink modules, out of $m$ modules in total. The complexity is consequently scaling linear with $n$. Further, our concept of SL-STA is closely related to classical STA, which also scales linearly with modules and pair-wise connections between modules [12].

It is well-known that $n$ elements can be sorted in $O(n \log n)$. Besides sorting $4m_d$ borders on each die where $m_d \leq m$ is the number of covered modules, the contiguity analysis (Algorithm 1) requires at most $O(2(4m_d) + 1)$ comparisons (of borders), where the related worst-case layout contains one large module sharing a common border with all remaining modules. The overall complexity of Algorithm 1 is thus dominated by sorting, i.e., it is in the range of $O(m \log m)$ for $m$ modules.

Algorithm 2 has an exponential worst-case complexity of $O\left(m k_m^{(m-1)}\right)$. This is because each of the $m$ modules is a root of an independent merging tree, and for each tree, there are up to $m - 1$ merging steps, with each step considering a number of $k_m$ contiguous modules. Note that $k_m$ varies with the different module arrangements in any given floorplanning. Therefore, the actual computational cost varies as well. In practice, there are cases where $k_m$ is quite small, for example when most of the contiguous modules are trivial ones. Such a scenario is particularly common for timing-optimized floorplans, where only few modules exhibit timing slacks. In other words, a timing-optimized floorplan also helps to limit the practical complexity for voltage assignment.

The top-down selection process (Algorithm 3) initially sorts at most $|CM| = m k_m^{(m-1)}$ compound modules, with a complexity of $O(|CM| \log |CM|)$. Then, a total of $|CM_{best}| \ll |CM|$ compound modules are selected from $CM$, and during each selection step the remaining compound modules are examined and stepwise dropped from $CM$. The resulting complexity for top-down selection is $O(|CM| \log |CM| + |CM||CM_{best}||CM_{best}|) = O(|CM| \log |CM|) = O\left(m k_m^{(m-1)} \log \left(m k_m^{(m-1)}\right)\right)$.

Overall, the worst-case complexity of our VA approach be inferred as

$$O \left(m k_m^{(m-1)} \log \left(m k_m^{(m-1)}\right) + n\right) \quad (10)$$

Algorithm 3: Top-Down Selection of Compound Modules

\begin{verbatim}
ALGORITHM 3: Top-Down Selection of Compound Modules
Input: (1) Set $CM$ of compound modules. (2) The sets $\forall V(m_i)$ of applicable voltages for every module $m_i$.
Output: Best disjoint subset $CM_{best} \subseteq CM$ of compound modules; resulting voltage assignment for all modules.

for each $cm \in CM$ do
  compute $cost(cm)$
end
Sort($|CM|$) based on $cost$ values in ascending order
repeat
  Select first compound module $cm_{best} \in CM$; store it in $CM_{best}$
  for all $m_i \in cm_{best}$ do
    $V(m_i) = \min(V(cm_{best}))$
  end
  for all $cm' \in CM$ do
    if $\exists (m_i \in cm_{best}) \land (m_j \in cm')$ then
      remove $cm'$ from $CM$
    end
  end
until all modules have best voltage assigned;
\end{verbatim}
Table 2. Material parameters

<table>
<thead>
<tr>
<th>Part (Material)</th>
<th>Height/Thick.</th>
<th>Dimensions</th>
<th>Heat Capacity $[\text{J/m}^2 \times 10^6]$</th>
<th>Thermal Resistivity $[\text{Km} / \text{m}^2]$</th>
<th>Resistance $[\text{m} \Omega]$</th>
<th>Capacitance $[\text{fF}]$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Die (Si)</td>
<td>50 $\mu$m [2]</td>
<td>design specific</td>
<td>1.631 [26]</td>
<td>0.00851 [26]</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Active Layer (Si)</td>
<td>2 $\mu$m [2]</td>
<td>design specific</td>
<td>1.631 [26]</td>
<td>0.00851 [26]</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>BEOl (largely Cu)</td>
<td>12 $\mu$m [32]</td>
<td>design specific</td>
<td>1.208 [32]</td>
<td>0.444 [32]</td>
<td>52.5/ $\mu$m [2]</td>
<td>0.823/ $\mu$m [2]</td>
</tr>
<tr>
<td>Bonding Layer (BCB)</td>
<td>20 $\mu$m [26]</td>
<td>design specific</td>
<td>2.299 [26]</td>
<td>5.0 [26]</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Heat Spreader (Cu)</td>
<td>1 mm [35]</td>
<td>30x30 mm [35]</td>
<td>3.546 [26]</td>
<td>0.00253 [26]</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Heat Sink (Cu)</td>
<td>6.9 mm [35]</td>
<td>60x60 mm [35]</td>
<td>3.546 [26]</td>
<td>0.00253 [26]</td>
<td>–</td>
<td>–</td>
</tr>
</tbody>
</table>

for $m$ modules and $n$ nets. In practice, however, we have found that our algorithms and their implementation with branch-and-bound and pruning techniques determine an optimized arrangement of voltage volumes in much shorter runtimes, as we also discuss in the next section.

6 EXPERIMENTAL RESULTS

6.1 Setup

We consider two experimental batches, (i) floorplanning with integrated VA and (ii) regular floorplanning. Refer to [13] to obtain the configuration files for the outlined experiments along with the Corblivar 3D floorplanning open-source package. Applied material parameters are summarized in Table 2. Also recall that voltage domains are parameterized as listed in Table 1, i.e., as proposed in [20]. The baseline power values for all modules are provided as inputs, whereas the baseline timing values are estimated according to Equation 4. In case detailed power-delay scaling parameters for modules are provided separately, they can be readily used as well.

For floorplanning with VA in batch (i), we investigate three different profiles: high performance (HP), low power (LP), and regular voltage assignment (RVA). Corblivar [13, 15] is configured to optimize (a) peak temperatures, (b) wirelength, (c) routability, (d) area and whitespace, (e) delays and (f) voltage assignment, each with 16.67% priority. Refer to [13, 15] for details on other objectives besides voltage assignment. For the latter, (f), equal priorities (25%) are applied for maximizing the overall power saving, for minimizing corners in all the power rings, for minimizing the number of required level shifters, and for minimizing the number of voltage volumes themselves.

For regular floorplanning in batch (ii), Corblivar targets the minimization of (a)-(e), with 20% priority each. Also, regular floorplanning applies solely 1.0V for all modules. The related results provide the baseline for evaluation of our VA approach, i.e., batch (ii) is the baseline for batch (i).

The maximal delays obtained during regular floorplanning are applied as timing constraints $t_c$ for floorplanning with VA. This way, our algorithms account for optimized timing results while seeking to minimize power consumption at the same time. For the HP profile, $t_c$ is set to 90% of the delay obtained during regular floorplanning, for the LP profile it is set to 140%, and for the regular profile (RVA) it is set to 100%, respectively. Note that these profiles are analogous to those in [20].

The dynamic power consumption of system-level interconnects is captured as outlined in [2]. Here, a switching activity $\alpha = 0.1$ and a uniformly applied clock with $f = 1\text{GHz}$ are assumed.

We minimize the count of level shifters in our experiments, however, we omit their power, delay, and area (PPA) contributions, as gate-level PPA numbers are only available after floorplanning. Level shifters are not expected to notably impact the overall area utilization or power consumption, especially when they are contrasted with the size and power consumption of the employed modules. As for their delays, the reasoning discussed in Secs. 4.2 and 4.3 applies here as well.

As for benchmarks, circuits from the GSRC [8] and IBM-HB+ suites [25] are arbitrarily selected. Due to lack of details, baseline power values were generated from random but practical ranges.
For meaningful 3D integration, i.e., sufficiently large-scale chip stacking, we enlarged the GSRC benchmarks by a factor of 10, and IBM-HB+ benchmarks by a factor of 2. Table 3 gives an overview of the benchmarks; also refer to [13] to obtain the augmented benchmarks.

Face-to-back stacking of up to four dies is considered. Fixed die outlines range from $3 \times 3\text{mm}$ to $6 \times 6\text{mm}$. Final layouts are packed whenever possible, facilitating more compact die outlines. The placement of terminal pins is scaled according to the final outlines. Furthermore, terminal pins are directly accessible only for modules in the lowermost die, and modules placed in upper dies require additional TSVs in order to connect to the terminal pins.

TSVs are modeled as via-first type [2, 4], i.e., they are not protruding the metal layers but only the silicon layer. Since TSVs are integral parts of inter-die nets, their length ($50\mu m$) is accounted for in all reported wirelength numbers. For thermal verification using HotSpot 6.0 [35], TSVs are further modeled as passing through the bonding layer, i.e., TSVs emulate micro-bumps in conducting heat out. Additionally and independent of TSVs, we set up HotSpot 6.0 to also account for the secondary heat paths towards the package and the circuit board [35]. Whitespace utilization by TSVs was not excessive in any experiment. Thus, we refrain from minimizing the number of TSVs.

All experiments are conducted on an Intel Core i7 system; their runtimes are comparable. Since Corblivar applies simulated annealing, we report on average results across multiple, selected solutions from 20 runs for each batch. The selected solutions have a whitespace ratio below $\mu - 0.75\sigma$ across all 20 runs. In other words, only solutions with reasonably low whitespace are considered; whitespace is a key criterion as it impacts cost and other criteria such as wirelength.

### 6.2 General Findings for Multi-Objective 3D Floorplanning

We next discuss general findings on regular, multi-objective 3D floorplanning (but without voltage assignment) of the GSRC and IBM-HB+ benchmarks. Results are provided in Tables 4 and 5, in their respective upper half.

#### 6.2.1 On Wirelength, Routing Utilization, Performance, and Power

As expected for 3D integration, the wirelength decreases with an increase of stacked dies. Specifically, when compared to the two-die stacks, it generally decreases on average by 16% or 24% for the three-die stacks, and by 8% or 13.5% for the four-die stacks of the GSRC or the IBM-HB+ benchmarks, respectively. Recall that we account for TSVs in the reported wirelength numbers. Hence, the wirelength decrease cannot scale linear with the number of dies. For the IBM-HB+ benchmarks, the generally more limited decrease is also due the mixed-size nature of those benchmarks (Subsection 6.2.3).

As for maximal routing utilization, we observe similar trends. When again compared to the two-die stacks, utilization decreases on average by 13% or 14% for the three-die stacks, and by 16% or 19.78% for the four-die stacks of the IBM-HB+ benchmarks (Table 4).

---

4 To obtain a utilization map of any die, we assume an evenly distributed routing utilization resulting from the bounding boxes of all the nets to be routed within and across that die. As pin offsets are not provided in the floorplanning benchmarks, we assume the center of their respective module(s) (and/or TSVs). See [15, 23] for further details.
Table 4. Average results for the GSRC benchmarks for floorplanning without voltage assignment (top) vs. voltage assignment applied during floorplanning (RVA profile, bottom)

<table>
<thead>
<tr>
<th>Metric</th>
<th>2 Dies</th>
<th>3 Dies</th>
<th>4 Dies</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>n100</td>
<td>n200</td>
<td>n300</td>
</tr>
<tr>
<td>Overall Power (Baseline 1.0V) [W]</td>
<td>7.93</td>
<td>8.07</td>
<td>13.41</td>
</tr>
<tr>
<td>System-Level Delay (Latency) [ns]</td>
<td>25.35</td>
<td>35.18</td>
<td>52.63</td>
</tr>
<tr>
<td>Wirelength [mm × 10^6]</td>
<td>1.99</td>
<td>4.06</td>
<td>5.93</td>
</tr>
<tr>
<td>Max Routing Utilization [Layers]</td>
<td>0.23</td>
<td>0.39</td>
<td>0.38</td>
</tr>
<tr>
<td>Interconnects Power [W]</td>
<td>0.10</td>
<td>0.23</td>
<td>0.35</td>
</tr>
<tr>
<td>Whitespace (Avg per Die) [%]</td>
<td>6.76</td>
<td>6.35</td>
<td>6.83</td>
</tr>
<tr>
<td>Single Die Outlines [mm^2]</td>
<td>10.38</td>
<td>10.06</td>
<td>15.82</td>
</tr>
<tr>
<td>Peak Temp [K] (Verified by [33])</td>
<td>309.06</td>
<td>308.81</td>
<td>308.81</td>
</tr>
<tr>
<td>Signal TSVs</td>
<td>451</td>
<td>903</td>
<td>1,101</td>
</tr>
<tr>
<td>Runtime [s]</td>
<td>55</td>
<td>271</td>
<td>887</td>
</tr>
</tbody>
</table>

28% for the four-die stacks of the GSRC or the IBM-HB+ benchmarks, respectively. It is noteworthy that the maximal utilization for GSRC benchmarks is below 1.0 in any case, i.e., system-level interconnects may all be routed within one metal layer. For the large-scale IBM-HB+ benchmarks, utilization is generally higher as expected (ranging from 1.35 up to 3.29), but the relaxation achieved by stacking more dies is also more significant. This implies that such highly interconnected, large designs can benefit in particular from 3D stacking.

The reduction of latencies/system-level delays for the GSRC and IBM-HB+ benchmarks are as follows: 13% and 6% for the three-die stacks, and 20% and 31.5% for the four-die stacks, again when compared to the two-die stacks. This implies that our timing-aware 3D floorplanner succeeds in transforming overall shorter signal paths (thanks to the use of TSVs) to notably reduced delays.

The overall power varies in line with the interconnects power, and the latter fluctuates with the length of system-level interconnects. Hence, it is important to track and optimize the interconnects for power, especially for large-scale benchmarks such as ibm07. For the latter we found that the interconnects power contributes about 40% to the power consumption in the 45nm technology.

6.2.2 On Thermal Management. Peak temperatures strongly correlate with the number of stacked dies. Specifically, using the applied ambient temperature of 293K as reference, the peak temperatures observed for the GSRC and IBM-HB+ benchmarks are increased by 2.1× and 1.4× for the three-die stacks, and by 3.1× and 2.1× for the four-die stacks, respectively, when compared to the two-die stacks. The smaller temperature increases observed for the IBM-HB+ benchmarks result from their lower power densities due to larger footprints and from the additional whitespace that occurred during floorplanning (the latter is discussed below in more detail).
We like to emphasize that these rather large thermal footprints are generally expected for larger die stacks. Despite the fact that we consider the secondary heat path towards the package, the majority of heat generated in the lower dies can only be dissipated via the heatsink. Thus, large amounts of heat have to overcome the “thermal barriers” arising from the thermally resistive bonding layers between dies (Table 2). This fact is widely considered as one limitation of 3D die stacking for logic-centric designs [3, 14]; it also promotes other flavors for 3D integration, in particular monolithic 3D integration [30].

### 6.2.3 On Whitespace

The proportion of whitespace is rather substantial for the large-scale IBM-HB+ benchmarks. The main reason for such excessive whitespace is that these benchmarks contain a small number of very large and hard modules along with a large number of hard and soft modules of varying sizes (see Table 3 and Fig. 7). Such diverse designs with a significant imbalance in their largest-to-average module area are typically difficult to floorplan for classical 2D ICs [29], and they are even more so for 3D ICs [11]. Notably for the four-die stacks, we observe that the largest modules cover most of their respective dies. In consequence, the overall die outlines for such large-stack 3D ICs are dominated by these modules. We note that it has been proposed to split up (and possibly align) very large modules in order to mitigate these negative effects on floorplanning and to further improve the power consumption and performance of those modules [11, 24]. Such techniques may be extended and applied in conjunction with our algorithms as well.

### 6.2.4 Summary and Guidelines

Different stacking configurations have a large impact on the design quality of 3D ICs. As for logic performance and routability, it is advisable to spread circuits across many stacked dies; that is to benefit from the shortened paths enabled by TSVs, as we demonstrated. On the other hand, stacking more dies exacerbates both the thermal footprint and

---

Table 5. Average results for the IBM-HB+ benchmarks for floorplanning without voltage assignment (top) vs. voltage assignment applied during floorplanning (RVA profile, bottom)

<table>
<thead>
<tr>
<th>Metric</th>
<th>2 Dies</th>
<th>3 Dies</th>
<th>4 Dies</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overall Power (Baseline 1.0V) [W]</td>
<td>ibm01</td>
<td>ibm03</td>
<td>ibm07</td>
</tr>
<tr>
<td>System-Level Delay (Latency) [ns]</td>
<td>69.14</td>
<td>136.69</td>
<td>196.02</td>
</tr>
<tr>
<td>Wirelength [mm x 10^3]</td>
<td>20.12</td>
<td>51.97</td>
<td>102.10</td>
</tr>
<tr>
<td>Max Routing Utilization [Layers]</td>
<td>2.01</td>
<td>2.65</td>
<td>3.29</td>
</tr>
<tr>
<td>Interconnects Power [W]</td>
<td>1.58</td>
<td>4.13</td>
<td>8.23</td>
</tr>
<tr>
<td>Whitespace (Avg per Die) [%]</td>
<td>8.90</td>
<td>17.27</td>
<td>10.06</td>
</tr>
<tr>
<td>Single Die Outlines [mm^2]</td>
<td>10.28</td>
<td>29.64</td>
<td>29.62</td>
</tr>
<tr>
<td>Peak Temp [K]</td>
<td>317.87</td>
<td>340.26</td>
<td>321.06</td>
</tr>
<tr>
<td>Signal TSVs</td>
<td>3.644</td>
<td>6.751</td>
<td>10.756</td>
</tr>
<tr>
<td>Runtime [s]</td>
<td>74.4</td>
<td>1.845</td>
<td>1.540</td>
</tr>
</tbody>
</table>

---

(the sum of) whitespace. That is particularly evident in the large, mixed-size IBM-HB+ benchmarks. As a result, stacking four or more dies may be promising from the viewpoint of performance and routability, yet it is thermally impractical for most large-scale logic designs.

6.3 Multi-Objective 3D Floorplanning with Integrated Voltage Assignment

6.3.1 On Effectiveness and Solution Quality. For floorplanning of the GSRC and IBM-HB+ benchmarks with voltage assignment, we first investigate the RVA profile (Tables 4 and 5, bottom). We observe that, on average, power is increased by 9% and 24% while the delays are reduced by 6% and 9%, respectively. All findings are in comparison with regular floorplanning (Tables 4 and 5, top).

Our approach effectively trades off power for delays (see also Sec. 6.3.3 for a discussion of the power-delay products). In order to achieve this, our algorithms simultaneously assign (i) high voltages to timing-critical modules to speed them up as required, and (ii) baseline or lower voltages to all the non-critical modules to limit the overall power consumption. It is important to recall that our algorithms are based on a conservative voltage mapping (Sec. 4.3), where lower voltages are only applied for particular modules in case these voltages cannot violate timing in any case. Despite the resulting facts that (i) system-level slack may not be fully exploited and (ii) power is reduced only for particular cases, we believe that such conservative assignment is robust (with respect to timing closure) and thus practically relevant. That is especially important given that subsequent physical design steps may impose timing overheads which cannot be accounted for during floorplanning (Sec. 4.3).

A common concern for simulated annealing (SA) is the quality of the achieved solutions. Recall that we report on average trends in this work, which are in our experience rather consistent. That is, we do not observe significant fluctuations in solution quality. Towards this end, we also leverage SA techniques proposed and implemented in prior work [15]. A key principle is to continuously monitor the standard deviation $\sigma(C)$ of the cost function (Equation 3) over the past SA iterations. In case the deviation approaches zero, the SA process may be stuck in a local minima. Then, we “re-heat” the current state, which helps to escape the minima and, eventually, to reach an overall better solution (Fig. 4). Note that “adaptive re-heating” also helps rendering the SA cooling schedule more robust, as any too quickly cooled state can be revisited with more flexibility after “re-heating”.

6.3.2 On Efficiency and Scalability. Recall that prior work [6, 16, 20, 22, 31] has limited applicability, mainly due to computationally-intensive procedures (Sec. 1). In contrast, our methodology is the first to integrate practical and efficient measures for VA within 3D floorplanning.

Despite the exponential worst-case complexity of our problem formulation (Sec. 5), average runtime overheads are 36% for the GSRC benchmarks and 72% for the large-scale IBM-HB+ benchmarks (Tables 4 and 5). It is important to note that reported runtimes cover many floorplanning iterations. For example for the GSRC benchmark n100, approximately 40,000 iterations are conducted. Thus, a single iteration requires on average only few milliseconds—to cluster TSVs, evaluate timing and interconnects, perform VA, and compute a thermal distribution. Prior work, in contrast, requires several seconds or minutes for VA or thermal evaluation alone.

As for scalability, we note that the average runtime increases both with the number of modules and the number of dies. As for the former, with voltage assignment being applied, floorplanning 200 instead of 100 modules induces an overhead of 1.8×, and floorplanning 300 instead of 100 modules induces an overhead of 6.4×. That is, the runtime scales approximately linearly. Note that our floorplanning tool scales the number of layout operations to conduct (during each SA step) based on the number of modules, but it also accounts for an additional, user-defined factor. That is helpful to reasonably limit the overall runtime required for large-scale circuits.
Fig. 4. An simulated-annealing (SA) schedule for the GSRC benchmark \textit{n100}. Two aspects are noteworthy: first, the “adaptive re-heating” (based on monitoring the standard deviation of the cost) increases chances for subsequently finding new best solutions; second, the main efforts towards solution quality are achieved early on, within the first hundred steps, whereas the later steps refine the solution to some further degree.

Fig. 5. Normalized power-delay data, compared to regular floorplanning without voltage assignment (VA). Data labels encode the number of stacked dies. The region marked by light-red background is not covered by any solution; such solutions are futile as they would impose an increase of delays and power and the same time. The different VA profiles, i.e., high performance (HP), low power (LP) and regular voltage assignment (RVA), provide distinct trade-offs, as illustrated by encircled and labeled regions.

6.3.3 On Power-Performance Trade-Offs. Depending on the profile applied for VA, power and performance are traded-off differently for the GSRC benchmarks (Fig. 5):

- As stated above, power is increased by 9\% whereas delays are reduced by 6\% on average, respectively, for the RVA profile (when compared to regular floorplanning).
- The high-performance profile (HP) allows to reduce the delay more notably, on average by 16.5\%, which even exceeds the target of 10\%. At the same time, power is increased by 37\% on average. Thus, the HP profile is also competitive for high-performance designs, albeit it
has to be carefully applied or post-processed for large stacks due to its impact on thermal management (see also below).

- The low-power profile (LP) enables power saving of 10% on average, but at the cost of 16% slower designs.

For a unified comparison of the different profiles, we calculate their power-delay products, which are commonly applied to rate power consumption and delays at once.

For the GSRC benchmarks, the power-delay products are on average as follows: 1.04 for the RVA profile, 1.14 for the HP profile, and 1.03 for the LP profile. It is also noteworthy that the average power-delay product for the LP profile is approximately 8% higher for two-die stacks when compared to three- and four-die stacks. In other words, while the absolute power reduction is the best when applying the LP profile for two-die stacks, the overall gain has still to be evaluated carefully. The power-delay products for both HP and RVA profiles are stable across all stacks.

For the IBM-HB+ benchmarks (Table 5), we observe similar findings when applying the RVA profile (Fig. 5): the average power-delay product is 1.14. Note that some layouts are particularly promising: the benchmark ibm03 integrated on three dies exhibits a power-delay product of 0.935.

While the power-delay products are typically above the general baseline (i.e., 1.0), they are still superior to any naive low-power or high-performance VA implementation relying exclusively on the lowest or the highest voltages—1.27 or 1.24 would be the corresponding power-delay products for those baselines (see Table 1). In fact, our results for the LP and HP profile surpass these baselines by ≈17% and ≈10%, respectively.

In short, while simultaneously optimizing power and delays is not straightforward, our techniques provide reasonably good solutions. That is because we conduct a flexible yet thorough design-space exploration, with focus on low power and/or low delays (along with other design criteria).

6.3.4 On Thermal Management. We observe that our integrated floorplanning approach can facilitate thermal management, in some cases even despite notably increased power consumption (Fig. 6). Still, there are some limitations as explained below. In general, thermal management is an inherent challenge for up-and-coming 3D chip stacks, and such capabilities for thermal management during early design stages are highly sought after [10, 14, 19].

Average temperatures are increased by 15% and 31% (i.e., with respect to the ambient temperature of 293K) for the GSRC and the IBM-HB+ benchmarks when using the RVA profile (Table 4), whereas power is increased by 9% and by 24% at the same time. We believe that this limitation is a side-effect of timing optimization: for timing-critical blocks, it is likely that they (i) have high voltages assigned and (ii) are placed close to each other, both in order to limit their timing impact. Naturally, once multiple high-power modules are placed close to each other, thermal hotspots may arise.

An interesting option is the regular insertion of dummy TSVs, which helps to increase the heat dissipation towards the heatsink on top of the 3D-IC stack. In one experiment conducted by post-processing the TSV arrangement for the benchmark ibm07 (Fig. 7), we observe that this significantly reduces the peak temperature. While the insertion of dummy TSVs appears promising, also for means of manufacturability and mechanical stability [18], it may still be limited in practice. That is especially the case when large and hard IP modules (designed for 2D chips) are reused; these macros cannot account for TSV placement unless they are re-tailored.

6.3.5 On Wirelength and Whitespace. We observe that chances for optimized voltage assignment depend on the placement of driver modules close to their sink modules. Such placement helps to reduce wire delays and, thus, to increase timing slacks. However, restraining some modules close to each other may limit the flexibility for the overall module arrangement, especially when optimizing for other criteria such as thermal management (as discussed above), wirelength, and whitespace.
Multi-Objective 3D Floorplanning with Integrated Voltage Assignment

Fig. 6. Thermal and power maps for the lowermost die of GSRC benchmark n200, for regular floorplanning (a, b) versus floorplanning with the RVA profile for voltage assignment (c, d). Small white dots represent TSVs; note that they are not clustered here to mitigate any "thermal bias", which may otherwise be induced by highly conductive TSV islands. For floorplanning with RVA, the power map (d) is more diverse than for regular floorplanning (b), as some modules have been granted higher voltages for timing optimization. Note, however, that these high-power modules are spatially separated at least to some degree. As a result, the thermal profiles are similar, with an average offset/increase of 6K (i.e., 22% with respect to the ambient temperature of 293K) for (c) versus (a). At the same time, the underlying power consumption of (d) and the other dies (not illustrated) is by 28% higher than for regular floorplanning.

For the RVA profile applied on GSRC benchmarks (Table 4), wirelengths are on average the same as for regular floorplanning. Whitespace is increased by 1.5% on average. We realize similar trade-offs for both the HP and LP profiles.

For the large-scale IBM-HB+ benchmarks (Table 5), we observe a reduction in average wirelength of 9% when the RVA profile is applied. We believe that this is a beneficial side-effect of VA as follows: once higher voltages become applicable for those large-scale benchmarks, timing optimization gains a leverage which can help to relax the above indicated, restrictive module arrangement. This, in turn, can be exploited to reduce overall wirelength while still optimizing the latencies. As for whitespace, average increases are 4.5%. While these overheads are exceeding those observed for the GSRC benchmarks, we consider them still acceptable. Also recall that whitespace is widespread in general for these mixed-size benchmarks (Sec. 6.2).

6.3.6 Summary. Our VA algorithms manage the power-delay characteristics as well as the thermal footprints of 3D ICs effectively, with the RVA and LP profiles being the most applicable ones (see Fig. 5). At the same time, our algorithms have been demonstrated to induce only little
computational cost, enabling their integration into the innermost loops and, thus, allowing for full and native exploration of the 3D-floorplanning design space.

The general key observation is that optimizing power and delays is not straightforward and certainly not free of cost (see also below). Integrated techniques like ours are hence essential in order to explore the related design space and to determine the best trade-offs while considering all relevant design criteria at once.

6.4 Our Integrated Voltage Assignment in Comparison with Prior Work

A direct comparison of our work with prior studies on 3D floorplanning with VA is hindered for various reasons. For instance, in [16], the setup details are completely omitted. In [6, 20], some details are provided but runtime overheads, domain counts and power-ring corners in voltage domains, among others, are all omitted. Both studies consider only the small-scale MCNC benchmarks whose 3D integration cannot be justified in the first place [15].

Nonetheless, in order to qualitatively compare the power and performance improvements of our work with these publications, we have matched our HP and LP profiles to those used in [6, 20]. Here, it is important to note that our concept of system-level STA (Sec. 4.2) is similar to the timing evaluation in [20]; delay values can thus be reasonably contrasted. Besides, in order to estimate the design cost of voltage volumes, their counts as well as the counts of their power-ring corners are of interest (Sec. 2). We next evaluate and contrast these metrics in the context of 3D floorplanning with VA (using the RVA profile, unless otherwise stated).

6.4.1 On Power-Performance Trade-Offs. For the HP profile, the studies [6, 20] report 29% increase in power along with 14% reduced delays on average. The corresponding power-delay product of 1.10 is in the same range as ours (1.14). Applying the LP profile, on average 42% less power with 29% increased delays are claimed in these studies.5 Optimistically assuming these

---

5The power saving of 42% reported in [6, 20] notably exceeds the saving achievable when all modules were supplied with 0.8V, with the related maximal saving being 18.3%. Thus, the additional power saving must result from reduced dynamic power consumption. Since switching activities or clock frequencies are not reported, these results are not reproducible.
reported findings for comparison, our LP profile enables better delay improvements, specifically by 13% on average, but achieves also less power saving.

Our work is the first to augment the large-scale IBM-HB+ benchmarks with power values for multi-objective floorplanning, thus no comparison can be provided. It is also the first reported study on 3D floorplanning with VA for these benchmarks. We are making these augmented benchmarks publicly available [13], also in the hope that our present work will be valuable as baseline case in future research work on low-power 3D-IC design.

6.4.2 On the Count of Voltage Volumes/Domains. Since [6, 16, 20] omit details on voltage volumes/domains, we can only compare to prior work on 2D voltage assignment [17, 21]. Recall that our concept of voltage volumes allows for domains that span multiple dies. For fair and conservative comparison, we assume that all our volumes impact all dies at once.

The average counts we observe are 1.5 volumes for the GSRC benchmark n100, 6.48 volumes for the benchmark n200, and 2.61 volumes for the benchmark n300 (Table 4). Compared with [17] where domains are randomly generated, we achieve 92%, 84% and 95% fewer domains for these benchmarks, respectively. More notably, compared to [21] where domains are systematically minimized, we achieve 81%, 38% and 77% fewer domains, respectively.

Regarding the IBM-HB+ benchmarks, it is expected and observed that our algorithms implement more voltage volumes on average. These benchmarks impose (by their mixed-size nature) more varied distributions of timing slacks; our techniques exploit these distributed slacks as much as possible by implementing more dedicated volumes. We note that on average 42% fewer volumes are implemented for three- and four-die stack configurations when compared to two-die stacks. That is due to the fact that volumes can inherently span across dies; this confirms our motivation that 3D integration is particularly promising for implementing multiple voltage domains.

6.4.3 On the Count of Power-Ring Corners. The study of Lee et al. [17] proposes post-floorplanning synthesis of power rings in 2D chips along with corner patching, a technique to minimize and optimize the corners in the rings. Best reported corner counts without corner patching are 15.19 for the GSRC benchmark n100, 13.85 for the benchmark n200, and 15.12 for the benchmark n300, respectively, on average. Best average counts with corner patching are 9.30 for n100, 9.07 for n200, and 9.89 for n300, respectively. Our results are 4.89, 10.09, and 7.67 corners on average, for the same respective benchmarks (Table 4). This means that we observe 19% fewer corners when compared to [17] (with corner patching applied).

Regarding the IBM-HB+ benchmarks (Table 5), the average numbers of corners in the power rings are lower than for the GSRC benchmarks. That is because these benchmarks induce typically more volumes which, in turn, comprise fewer modules. The fewer corners may mitigate the complexity for power-domain routing of the observed large numbers of volumes, at least to some degree.

6.4.4 On the Count of Level Shifters. Most prior art [16, 17, 21] omit the number of required level shifters, let alone tackling their optimization. As for [6, 20], their work focuses only on the small-scale MCNC benchmarks, which are not representative for modern 3D integration. Thus, here we report on our findings without comparison.

In general, there is no clear trend for the number of level shifters versus the number of voltage volumes. Hence, accounting for only one or the other criteria is not sufficient; multi-objective optimization is desirable. For the IBM-HB+ benchmarks, there is a notable trend towards larger stacks: on average, 57% less level shifters are required for three-die stacks when compared to two-die stacks, and further 55% less shifters are required when comparing four-die stacks to three-die stacks.

Further, the wire capacitance assumed in [6, 20] is much smaller than our value which means that the dynamic power saving should actually be lower than our respective saving, not higher.
Along with the observed average reduction of volumes to be implemented, this indicates that these mixed-size benchmarks benefit in particular from larger stacks in terms of voltage assignment.

6.4.5 Summary. We incur affordable cost for voltage volumes when floorplanning different benchmarks in various 3D-stacking configurations, and our work is superior to prior (2D) art. In particular, when applying the RVA profile, we implement fewer power-ring corners along with fewer voltage volumes. At the same time, our obtained power-performance trade-offs are competitive. While generally challenging, we find that larger stacks are promising for multi-objective optimization of the practically relevant IBM-HB+ benchmarks, especially once thermal issues can be resolved.

7 CONCLUSION

We have addressed one of the key challenges of modern 3D-IC design, namely, optimizing power consumption early on, along with performance and thermal footprints. We have achieved this by integrating voltage assignment (VA) into 3D floorplanning. The concept of VA is commonly applied in 2D ICs, but largely overlooked in 3D ICs.

Our methodology is cost-optimal and effective in that it supports the well-controlled and simultaneous management of power, delays, and temperatures. It also quantifies the trade-offs with other metrics such as wirelength and whitespace. To enable such effective optimization, we initially extend the notion of VA for 3D ICs. We then introduce, implement and evaluate novel techniques for VA into the early design stage of floorplanning. The number of employed voltage domains/volumes is relatively low and the related design cost is rather affordable, especially for regular-sized benchmarks.

Our main contributions are algorithms with low computational overhead that overcome the combinatorial complexity of the VA problem and, thus, allow its native integration within a competitive, multi-objective 3D floorplanner. Our implementation, along with experimental setup files and benchmarks, is provided as an open-source package to the EDA community [13].

There are several promising avenues for future work. For one, the use of analytical floorplanning techniques could be explored. Such techniques can be tailored to split up large modules and optimally arrange them across dies. This will serve two goals: first, a reduction of delays by containing critical paths within smaller sub-modules and, second, the facilitation of module arrangement in the presence of hard modules of highly diverse shapes and dimensions. Such splitting of modules is expected to further improve power, performance and the thermal profile of 3D ICs. Another avenue for future work is the design and evaluation of heterogeneous 3D power-distribution networks, which are required in support of multiple voltage volumes.

REFERENCES

Multi-Objective 3D Floorplanning with Integrated Voltage Assignment


